Regviz

NXP Semiconductors /MIMXRT1021 /SAI1 /TFR[2]

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TFR[2]

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1021/SAI1/TFR[2]#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RFP0WFP0 (WCP_0)WCP

WCP=WCP_0

Description

SAI Transmit FIFO Register

Fields

RFP

Read FIFO Pointer
WFP

Write FIFO Pointer
WCP

Write Channel Pointer

0 (WCP_0): No effect.

1 (WCP_1): FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write.

Links

()

Register License

Copyright 2016-2020 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data